

Fig 1

Transmit 201

Receive 202




Fig 2




Fig 3

Packet

400







Fig 4

Payload 511




570



520

F. 85



F. 86






Fig 7



Fig



Sync + packet type

Fig 9A




FIG.10

Fig 9B

910




Fig. 9C




Fig 10




Fig 11




Fig 12




Fig 13




Fig 15

Switch Network 1630






Fig 16



Preserving Packet Order w/ Transaction



No Packet or Transaction Ordering

Fig 17




Fig 18




Fig 19A

190-19





Fig 19B



19C

8b Code	9 bit symbol
0000 0000	101010101
0000 0001	101010100
0000 0010	101010111
⋮	
0101 0101	001010101
⋮	
0111 0110	001110110
0111 0111	100100010
⋮	
1111 1111	110101010

Fig 20

1001010101001001

Block
Disparity
+ 4

Symbol
1

101010101

Alternate
Bit
Inversion

Symbol
2

001110110

Symbol
3

001110110

Symbol
4

110101010

Bit
Inversion

00000000

110001001 010101000 001010101

Fig 21A




Fig 21B




FIG. 21C




Fig 22




Fig 23




Fig 24




Fig 25




Fig 26




Fig 28




Fig 29

Multiport Memory Device 3000




Fig 30